Zuken
Novas
Protel DXP
Click here for EDAToolsCafe Click here for EDAToolsCafe Click here for Internet Business Systems Click here for Hewlett Packard Click here for EDAToolsCafe
Search:
  Home | EDA Weekly | Companies | Downloads | Interviews | Forums | News | Resources |  ItZnewz  | | PCBCafe
  Check Mail | Submit Material | Universities | Books & Courses | Events | Membership | Fun Stuff | Advertise | VirtualDACafe.com | EDAVision |
 Browse eCatalog:  Subscribe to EDA Daily News
eCatalogAsic & ICPCBFPGADesign ServicesHardwareSIP
 Email:  
 EDAToolsCafe 

Send This Story to a Friend

Printer Friendly Version

Cadence SoC Encounter Wins EDN Magazine Innovation of the Year Award; Cadence Nanometer IC Design System Takes Top Award in EDA Category



SAN JOSE, Calif.--(BUSINESS WIRE)--April 24, 2003--Cadence Design Systems, Inc. (NYSE:CDN) today announced EDN magazine's readers chose the Cadence(R) SoC Encounter(TM) architecture for nanometer-scale digital IC design implementation as the EDA winner in the publication's 2002 Innovation Awards. The EDN Innovation and Innovator of the Year awards program, now in its 13th year, is dedicated to honoring outstanding engineering professionals and products.

Finalists for the awards were chosen by EDN's editors. Readers then voted to select the winner in each category. Products considered must have been introduced and commercially marketed sometime between January 1, 2002 and December 31, 2002.

"We believe product innovation is essential to making our customers successful," said Ping Chao, Cadence senior vice president and general manager. "This recognition by EDN and its readers of SoC Encounter as an innovation in developing leading-edge SoC designs is very rewarding."

About Cadence SoC Encounter

A core technology of the Cadence Encounter(TM) platform, SoC Encounter offers the industry's first complete RTL-to-GDSII hierarchical IC implementation solution for nanometer design at 180 nm and below. It was designed specifically to handle 50+ million gate designs, and produce realizable designs fast -- without compromising quality. Unlike traditional IC design systems, SoC Encounter creates a fully routed version of the entire chip before achieving timing closure, instead of afterwards; this "wires-first" approach provides a highly detailed view of the chip's congestion and performance, and serves to guide the remainder of the chip implementation. The result is a predictable design cycle even for very complex and high-speed system-on-chip designs.

About Cadence

Cadence is the largest supplier of electronic design technologies, methodology services, and design services. Cadence solutions are used to accelerate and manage the design of semiconductors, computer systems, networking and telecommunications equipment, consumer electronics, and a variety of other electronics-based products. With approximately 5,200 employees and 2002 revenues of approximately $1.3 billion, Cadence has sales offices, design centers, and research facilities around the world. The company is headquartered in San Jose, Calif., and traded on the New York Stock Exchange under the symbol CDN. More information about the company, its products and services are available at www.cadence.com.

Note to Editors: Cadence and the Cadence logo are registered trademarks and SoC Encounter is a trademark of Cadence Design Systems, Inc. All other trademarks are property of their respective holders.

CONTACT: Cadence Design Systems, Inc.
             Meg Kenagy, 503/968-4842
             mkenagy@cadence.com

http://www.mentor.com/dsm/
http://www.mentor.com/pcb/
http://www.mentor.com/seamless/
http://www.mentor.com/fpga/
Subscribe to these free industry magazines!


Click here for Internet Business Systems Copyright 2003, Internet Business Systems, Inc.
1-888-44-WEB-44 --- Contact us, or visit our other sites:
AECCafe  DCCCafe  CareersCafe  GISCafe  MCADCafe  PCBCafe